A counter-based read circuit tolerant to process variation for low-voltage operating STT-MRAM

نویسندگان

  • Yohei Umeki
  • Koji Yanagida
  • Hiroaki Kurotsu
  • Hiroto Kitahara
  • Haruki Mori
  • Shintaro Izumi
  • Masahiko Yoshimoto
  • Hiroshi
  • Shusuke Yoshimoto
  • Koji Tsunoda
  • Toshihiro Sugii
چکیده

The capacity of embedded memory on LSIs has kept increasing. It is important to reduce the leakage power of embedded memory for low-power LSIs. In fact, the ITRS predicts that the leakage power in embedded memory will account for 40% of all power consumption by 2024 [1]. A spin transfer torque magneto-resistance random access memory (STT-MRAM) is promising for use as non-volatile memory to reduce the leakage power. It is useful because it can function at low voltages and has a lifetime of over 1016 write cycles [2]. In addition, the STT-MRAM technology has a smaller bit cell than an SRAM. Making the STT-MRAM is suitable for use in high-density products [3–7]. The STT-MRAM uses magnetic tunnel junction (MTJ). The MTJ has two states: a parallel state and an anti-parallel state. These states mean that the magnetization direction of the MTJ’s layers are the same or different. The directions pair determines the MTJ’s magnetoresistance value. The states of MTJ can be changed by the current flowing. The MTJ resistance becomes low in the parallel state and high in the anti-parallel state. The MTJ potentially operates at less than 0.4 V [8]. In other hands, it is difficult to design peripheral circuitry for an STT-MRAM array at such a low voltage. In this paper, we propose a counter-based read circuit that functions at 0.4 V, which is tolerant of process variation and temperature fluctuation.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

STT-MRAM Operating at 0.38V Using Negative-Resistance Sense Amplifier

SUMMARY This paper reports a 65 nm 8 Mb spin transfer torque mag-netoresistance random access memory (STT-MRAM) operating at a single supply voltage with a process-variation-tolerant sense amplifier. The proposed sense amplifier comprises a boosted-gate nMOS and negative-resistance pMOSs as loads, which maximizes the readout margin at any process corner. The STT-MRAM achieves a cycle time of 1....

متن کامل

Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS

Spin-torque-transfer (STT) magnetoresistive random-access memory (MRAM) [1-3], a successor to field-induced magnetic switching MRAM [4,5], is an emerging non-volatile memory technology that is CMOS-compatible, scalable, and allows for high-speed access. However, two circuit-level challenges remain for STT-MRAM: potentially destructive read access due to device variation and a high-power write a...

متن کامل

Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory

Static random access memory (SRAM) is the most commonly employed semiconductor in the design of on-chip processor memory. However, it is unlikely that the SRAM technology will have a cell size that will continue to scale below 45 nm, due to the leakage current that is caused by the quantum tunneling effect. Magnetic random access memory (MRAM) is a candidate technology to replace SRAM, assuming...

متن کامل

Cascaded Channel Model and Analysis for STT-MRAM

Spin-torque transfer magnetic random access memory (STTMRAM) is a promising emerging non-volatile memory (NVM) technology which shows high potential for replacing the dynamic random access memory (DRAM), as well as for various embedded applications. However, STT-MRAM suffers from process variation induced variations of the access transistor size, the magnetic tunneling junction (MTJ) geometry a...

متن کامل

Design of robust spin-transfer torque magnetic random access memories for ultralow power high performance on-chip cache applications

Fong, Xuanyao Ph.D., Purdue University, December 2014. Design of Robust Spin-transfer Torque Magnetic Random Access Memories for Ultralow Power High Per-formance On-chip Cache Applications. Major Professor: Kaushik Roy. Spin-transfer torque magnetic random access memories (STT-MRAMs) based onmagnetic tunnel junction (MTJ) has become the leading candidate for future univer-sal me...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015